Abstract -Oversampled analog-to-digital converters based on second-order sigma-delta ( XA ) modulation are attractive for VLSI implementation because they are especially tolerant of circuit nonidealities and component mismatch. These converters exploit the low parasitic capacitances and small feature sizes characteristic of scaled VLSI technologies by trading speed for resolution. This paper compares the second-order XA modulator to several alternative modulator architectures in the context of digital-audio signal acquisition. Design details and experimental results are presented for a 1-pm CMOS implementation that does not require error correction or component trimming to achieve virtually ideal 16-b performance at a conversion rate of 50 kHz. Tbe experimental modulator is a fully differential circuit that operates from a single 5-V power supply and does not require the use of precision sample-and-hold circuitry. With an oversampling ratio of 256 and a clock rate of 12.8 MHz, tbe modulator achieves a 98-dB dynamic range and a peak signal-to-(noise+ distortion) ratio (SNDR) of 94 dB. Measurements and simulations of discrete noise peaks in the output spectrum that result from limit-cycle oscillations are also presented and discussed.
I. INTRODUCTION
s TRONG cost and performance incentives encourage the design of analog-to-digital and digital-to-analog converters that are amenable to integration on the same silicon substrate as digital signal processing circuitry. The low parasitic capacitances and small feature sizes characteristic of VLSI technologies allow operation at high clock rates. However, the poor component matching and reduced power supply levels that accompany these technologies generally mean that error correction techniques must be used to implement precision analog-to-digital converters that sample input signals at the Nyquist rate. Conversely, oversampled analog-to-digital converters based on sigma-delta (2A) modulation are well suited for implementation in a VLSI technology because they provide an efficient means of exchanging speed for resolution. They are especially tolerant of circuit nonidealities and component mismatch. Additionally, the largest component of these converters is a digital filter that benefits directly from the enhanced circuit density and continued scaling of VLSI technology.
In an oversampled A/D converter based on 2A modulation, the input signal is sampled at many times its Nyquist rate. The sampled input signal is quantized by a modulator that consists of a low-pass analog filter and a coarse quantizer embedded in a feedback loop. The analog filter and the feedback around the modulator shape the large quantization noise produced by the coarse quantizer, moving most of its energy to frequencies above the desired signal band, or baseband. A digital low-pass filter then removes this shaped quantization noise so that the signal may be resampled at a lower rate to produce the final high-resolution Nyquist-rate output. The combined functions of digital low-pass filtering and resampling are commonly referred to as decimation filtering.
In addition to their tolerance for circuit nonidealities, oversampled A/D converters simplify system integration by reducing the burden on the supporting analog circuitry. Because they sample the analog input signal at well above the Nyquist rate, precision sample-and-hold circuitry is unnecessary. Also, the burden on the analog antialiasing filter is considerably reduced. Much of its function is transferred to the digital decimation filter, which can be designed and manufactured to precise specifications, including a linear phase characteristic.
A variety of~A modulator architectures have been explored recently. Among these, perhaps the most robust is a second-order 2A modulator wherein two cascaded integrators are combined with a single two-level quantizer [1] . The present work examines the application of the second-order 2A modulator to signal acquisition with digital-audio performance, which is taken to mean a dynamic range of 16 b or more and signal bandwidths exceeding 20 kHz. First, the second-order 2A modulator and several alternative modulators are introduced and compared qualitatively. Issues concerning the implement ation of second-order Z A modulators are then addressed. The design of an experimental secondorder ZA modulator is described in Section IV, and measurement results characterizing its performance are presented in Section V. Finally, the quantization noise spectra of second-order 2A modulators are examined in detail, both experimentally and by means of simulation.
II. ARCHITECTURES FOR 2A MODULATION
The simplest form of 2A modulator combines a low-pass analog filter consisting of a single integrator with a l-b quantizer [2], [3] . To achieve a nominal resolution of 16 b with such a topology, an oversampling ratio of 2400 is required. The oversampling ratio, M, is the ratio of the modulator sampling rate to the Nyquist conversion rate of the oversampled A/D converter. Their high oversampling ratio, 0018-9200/91/0400-0618$ 01.00 01991 IEEE The second-order 2A modulator shown in Fig. 1 consists of two sampled-data integrators, a l-b A/D converter, and a l-b D/A converter. This modulator requires an oversampling ratio of at least 153, or a sampling rate of 7.65 MHz, to provide performance equivalent to 16-b resolution at a Nyquist rate of 50 kHz. This sampling rate is within the capabilities of modern CMOS VLSI circuitry. As will be seen in Section III, second-order ZA modulators are very tolerant of nonidealities in the circuits used for their implementation.
Moreover, as will be demonstrated in Section VI, the quantization noise in a second-order ZA modulator is far less correlated with the input than is the case in a first-order modulator [1] .
The oversampling ratio required to meet a specific level of performance may be decreased below that needed in a second-order 2A modulator by increasing the order of the modulator. Higher order noise shaping can be accomplished by including a higher order filter, such as additional integrators, in the forward path of the modulator. However, higher order modulators require careful attention to the placement of appropriate zeros in the transfer function of the analog filter [6], [7] . Moreover, when a higher order modulator is driven by a large input, the two-level quantizer is overloaded, causing an increase in the quantization noise [7] . The increased quantization noise is amplified by the analog filter, leading to instability in the form of large, uncontrollable, low-frequency oscillations. Thus, third-and higher order modulators based on the use of a single two-level quantizer are potentially unstable [8] and may require circuitry to reset the integrators when large signals are detected in the integrator outputs [9] . Stable higher order modulators employing a single quantizer can be designed, provided that the number of levels in the modulator's quantizer is increased sufficiently to prevent quantizer overload [101-[121. The use of a multibit quantizer has the additional benefit of reducing the power of the quantization noise introduced by the quantizer. However, modulators based on quantizes with more than two levels place stringent demands on the precision of the D/A converter. The combination of the low-pass filtering of the integrators and the feedback around the modulator minimizes the difference between the input x(kT) and the output q(kT) of the D\A converter at low frequencies. A second means of increasing the order of the noise shaping in an oversampled A/D converter without introducing potential instability is to cascade multiple first-order modulator stages [131, [141. In such a cascaded modulator, the quantization noise of each stage is quantized by the succeeding stage and digitally subtracted, leaving only the shaped quantization noise of the final stage in the combined digital output. The performance of cascaded modulators depends strongly on achieving nearly ideal performance in the circuits used to implement the constituent first-order stages. Specifically, in switched-capacitor implementations, cascaded modulators require close capacitor matching (less than 170 mismatch), large operational amplifier dc gain ( >80 dB), and nearly complete settling of the integrator outputs. Another potentially disturbing consequence of nonideal circuit performance in a cascaded modulator is the leakage of strong discrete noise tones from the first stage to the output of the modulator, which is discussed in Section VI.
While some modulator architectures allow lower oversampling ratios, and therefore lower sampling rates for a given Nyquist conversion rate, they do not necessarily ease the performance required of the circuitry used to implement the modulator. For example, at lower sampling rates the thermal noise introduced by the sampling switches in switched-capacitor integrators is distributed over a narrower bandwidth (-~, /2 <~<~, /2), and proportionally more noise resides in the signal band. For equal dynamic range, a modulator that oversamples at 64 times the Nyquist rate requires capacitors that are four times larger than one that oversamples at 256 times. This implies proportionally higher load capacitances on the operational amplifiers in the integrators.
Architectures that reduce the oversampling ratio also increase the system-level complexity by increasing the burden placed on the antialiasing filter preceding the modulator and on the decimation filter following it. The antialiasing filter preceding a modulator that oversamples by 64 must have a rolloff 4 times steeper than one preceding a modulator that oversamples by 256. Moreover, its baseband response is more sensitive to the precision of the analog filter components. Modulators with higher order quantization noise shap-ing must also be followed by decimation filters with greater stopband attenuation and sharper cutoff characteristics.
III. IMPLEMENTATIONOF SECOND-ORDER

2A MODULATORS
Among the modulator architectures discussed in the previous section, second-order XA modulators are particularly attractive for digital-audio signal acquisition because of their stable operation and tolerance of circuit nonidealities. The principle implementation attributes of second-order XA modulators have been explored previously [1] , [15] and are summarized here.
The signal ranges required at the outputs of a second-order modulator's two integrators limit the step size, A, of the two-level D/A converter, which in turn defines the input range of the modulator. Modifications to the traditional second-order XA modulator topolo~present in the architecture of Fig. 1 include delays in the forward path of both integrators and gain factors of one-half at their inputs [15] . These modifications reduce the required signal range at the integrator outputs to approximately 1.7A, which substantially increases the modulator's dynamic range for a given supply voltage.
A favorable consequence of the use of a single-threshold quantizer in the second-order 2A modulator is the insensitivity of the modulator's behavior to the value of the gain term preceding the second integrator. Moreover, variations of~20% in the gain of the first integrator have only a minor impact on the modulator's performance. This gain tolerance translates into tolerance for incomplete settling of the integrator outputs as long as the settling process is linear. As an example, consider an integrator whose transient response during each sampling period is characterized by a single-pole exponential response:
where T is the sampling period and r is the settling time constant. For a constant sampling period, the term in parenthesis represents a constant reduction in the gain of the integrator. Settling as short as 1.7~reduces the equivalent gain of the integrator by less than 20Y0. Slew-rate limiting in the response of the integrator causes a departure from the linear settling characterized by (1) and should be avoided. Integrator leakage resulting from the finite dc gain of nonideal operational amplifiers reduces the modulator's attenuation of the quantization noise at low frequencies. Here again the second-order 2A modulator is quite tolerant of nonideal components, requiring a minimum dc gain approximately equal to the oversampling ratio. In practice, larger dc gains may be needed to suppress harmonic distortion. The effects of offset voltages and electronic noise at the inputs to the second integrator and the l-b A/D converter (comparator) are attenuated by first-and second-order noise shaping, respectively. Offset voltages at the input to the first integrator appear directly in the transfer characteristic of the oversampled A/D converter but are only a minor concern in many signal acquisition systems. Electronic noise at the input to the first integrator ultimately limits the achievable resolution as the oversampling ratio is increased. Finally, the effect of comparator hysteresis is attenuated by second-order noise shaping and values up to 107o of the modulator input range have a minimal effect on the performance.
IV. MODULATOR DESIGN
The second-order 2A modulator depicted in Fig. 1 has been designed for fabrication in a l-pm CMOS VLSI technology [16] with the goal of verifying experimentally the suitability of this modulator for digital-audio signal acquisition. The performance objective was a signal bandwidth exceeding 20 kHz and 16 b of dynamic range while operating from a single 5-V power supply. While an oversampling ratio of 153 is sufficient to achieve this goal in an ideal modulator, the performance of a practical implementation is degraded by circuit nonidealities such as electronic noise; a higher oversampling ratio may compensate for these errors. Also, oversampling ratios that are a power of 2 simplify the decimation filter following the modulator. An oversampling ratio of 256 meets these objectives without calling for sampling rates in excess of the capabilities of modern VLSI technologies.
All the elements of the second-order 2A modulator shown in Fig. 1 are readily implemented using switched-capacitor circuit techniques. Fig. 2(a) shows a fully differential implementation of the modulator consisting of two identical parasitic-insensitive switched-capacitor integrators, a comparator, and a distributed two-level D/A converter. The use of a fully differential configuration attenuates power supply noise, clock feedthrough, and even-order harmonic distortion. Additionally, the differential architecture doubles the dynamic range of the modulator, which is especially important when using a single 5-V power supply.
The modulator operates on a two-phase, nonoverlapping clock scheme as detailed in Fig. 2(b) . During phase 1, switches S1 and S3 conduct so that the differential input to the modulator is sampled onto the left sides of the first integrator's sampling capacitors, Cl, while the right sides are connected to the desired common-mode input voltage, VCti, of the operational amplifier. Likewise, the differential output of the first integrator is sampled onto capacitors Cl of the second integrator. The comparator is strobed during phase 1, when the output of the second integrator is not changing. At the end of phase 1, switches S3 are opened slightly ahead of switches S1 to reduce signal-dependent charge injection onto the sampling capacitors Cl [17] .
During phase 2 the left sides of the sampling capacitors Cl are connected, via the switches S2, to either V,ef + or v Ief-depending on the result of the comparison performed during phase 1. This action performs both the D/A conversion and subtraction functions. At the end of phase 2, switches S4 are opened slightly ahead of switches S2 to isolate the inputs of the operational amplifiers from the differential charge injection introduced by opening S2. The comparator is reset during phase 2 in preparation for the next comparison. Note that the pipelined nature of the implementation of Fig. 2(a) reduces the critical path delay to one integrator delay per clock cycle.
The relative size of the sampling and integrating capacitors in Fig. 2(a) , Cl/ C2 = 1/2, provides the gain factor of 1/2 at the inputs of the integrators in Fig. 1 . The absolute sizes of the capacitors are chosen on the basis of slew-rate and thermal-noise considerations.
The sizes of Cl and C2 should be minimized so as to reduce the output current that must be provided by the operational amplifier to meet slewrate requirements. Thermal noise introduced by the nonzero resistances of the sampling switches determines the minimum size of the sampling capacitors Cl, which must be large enough to band-limit this noise. The baseband component of this thermal noise is proportional to
where k is the Boltzmann constant, T is the absolute temperature, and M accounts for the noise reduction due to oversampling as discussed in Section II. At an oversampling ratio of 256, l-pF sampling capacitors were calculated to be large enough to allow greater than 16 b of dynamic range in the context of this design. The operational amplifier used in the integrators is the most critical element of the modulator. As discussed in Section III, incomplete settling of the integrator outputs does not degrade the performance of the modulator, provided that the settling process is linear. In particular, the settling should not be slew-rate limited. Simulations indicate that a slew rate of 150 V/ws is sufficient to meet the performance objectives. Since the comparator can be designed to be quite fast, the settling speed of the integrator ultimately limits the achievable sampling rate of the modulator, even if complete settling is not required. The need for high speed, coupled with a relatively modest gain requirement of 60 dB to suppress harmonic distortion, encouraged the use of a single-stage amplifier. The constraint of a single 5-V power supply dictated a low-noise, large-output-swing architecture. To achieve these performance objectives, especially the high slew rate, the class-AB operational amplifier shown in Fig. 3 [181 was chosen because of its large output current capability. Unlike amplifiers based on a differential pair, the output current of this amplifier is not limited by a tail current. By dynamically biasing the gates of the cascode output transistors M 13-M 16, this amplifier provides a large output current and output voltage range while maintaining a gain comparable to that of alternative single-stage designs. An additional benefit of the modulator's fully differential architecture is that the common-mode input and output voltages of the operational amplifiers may be set independently to maximize the output current, which is limited by transistors M 1-M4 entering the linear region of operation, and the output range, respectively. The common-mode input voltage is set by the Vcti nodes in Fig. 2(a) . The commonmode output voltage is set by switched-capacitor feedback circuitry similar to that presented in [18] .
The second major component of the modulator is the comparator. The performance of the modulator is relatively insensitive to comparator offset and hysteresis since the effects of these impairments are attenuated by the same second-order noise shaping that attenuates the large quantization noise. The regenerative latch shown in Fig. 4 has been used to implement the comparator [19] . In this latch the cross-coupled devices M2A, M2B and M3A, M3B are strobed at their drains, rather than sources, to eliminate backdating effects and promote faster regeneration. Because no preamplification or offset cancellation circuit~precedes this latch, offset voltages were controlled using nonminimum gate lengths in the input and cross-coupled transistors. The latch is reset during each clock cycle and the result of each comparison is stored in an RS flip-flop (not shown).
V. EXPERIMENTAL RESULTS
The second-order XA modulator of Fig. 2(a) has been fabricated in a l-pm CMOS technology with metal-to-polycide capacitors [16] . The modulator is seen in the lower half of the die photograph shown in Fig. 5 . The switched-capacitor integrators have been laid out symmetrically about the spine of the modulator; the active die area is 0.39 mmz.
The performance of the modulator was evaluated by driving its input with a high-quality differential sinusoidal signal source [20] , acquiring its l-b output code, and transferring the acquired data to a workstation for subsequent processing. A simple passive antialiasing filter was used at the input to the modulator. Decimation filtering and signal analysis were performed with the same software used for simulations of the modulator [21] . Performance metrics such as a signalto-(noise + distortion) ratio (SNDR) were determined using the sinusoidal minimum error method [22] . Fig. 6 shows the measured SNDR as a function of the input sine wave amplitude. An input level of O dB represents a sine wave whose peak-to-peak amplitude equals the spacing between the two levels of the D/A converter, which is 4 V (differential) in this implementation.
The frequency of the input sine wave was 2.8 kHz and the modulator sampling rate was 12.8 MHz, which produced a 50-kHz Nyquist-rate output at an oversampling ratio of 256. The modulator achieved a 98-dB dynamic range and a peak SNDR of 94 dB. The rolloff in SNDR for input signals larger than -3 dB is due primarily to third harmonic distortion. Virtually identical performance was maintained for input signal frequencies over the entire 23-kHz baseband.
The baseband spectrum of the experimental modulator and that for an ideal modulator as obtained from simulation are shown in Fig. 7 . The measured spectrum indicates higher than ideal levels of both noise and third-harmonic distortion. Note that even the ideal modulator displays third-harmonic distortion, as previously reported [23] . The increased thirdharmonic distortion in the experimental modulator is principally a consequence of the large signal range needed in the operational amplifiers relative to the supply voltage. The linearity of the metal-to-polycide capacitors was far better than the 15 ppm/V2 needed for 16-b linearity. Note that the capacitor's quadratic voltage dependence is more important than its linear dependence since even-order harmonic distortion is suppressed by the modulator's differential architecture.
When compared to the ideal spectrum, it is seen that the dynamic range of the experimental modulator is not limited by quantization noise. Indeed, an ideal second-order XA modulator achieves a 108-dB dynamic range at an oversampling ratio of 256. Analysis indicates that the cause of the experimental modulator's increased noise floor at low frequencies is flicker noise in the first operational amplifier. Flicker noise was controlled simply by increasing the gate area of the transistors in the operational amplifiers. Special techniques such as chopper stabilization [24] could be employed to further increase the dynamic range.
As mentioned previously, the settling of the integrator outputs limits the achievable sampling rate of the modulator. Above 12.8 MHz, both the noise floor and the distortion increase in the experimental circuit. At 12.8 MHz, the integrators have approximately four time constants (~) in which to settle. This represents a need for more complete settling than simulations suggest, which is a result of deviations from ideal exponential settling in the class-AB operational amplifiers. In spite of this, the settling performance of the second-order 2A modulator compares favorably with the 0.001-0.01% settling reported for cascaded modulators [13], [14] . Key performance parameters for the modulator and its constituent subcircuits are summarized in Tables I and II, respectively. Subcircuit performance measurements were obtained from the isolated test structures shown in the upper half of the die in Fig. 5 . Measurements of the unity-gain frequency, slew rate, and settling time constant were obtained using low-capacitance active probes.
VI. QUANTIZATION NOISE SPECTRA
The quantization noise spectrum of a XA modulator is not white. As noted previously, the spectral power increases with frequency because of the modulator's noise shaping. Furthermore, discrete spectral peaks or "tones" are present under certain conditions, especially in first-order, and to some extent in second-order, modulators [1] . While the use of l-b quantization avoids harmonic distortion resulting from nonlinearities in the spacing of the quantizer's analog output levels, it presents some drawbacks with respect to the spectral nature of the resulting quantization noise. In particular, the quantization is too coarse to be modeled as a source of white noise [25] , [26] . In addition, the quantization noise is strongly correlated with the modulator input [27] . As a result, repetitive patterns occur in the modulator output for certain inputs [28] . If the period of these patterns exceeds twice the Nyquist period, a peak appears above the quantization noise floor in the baseband spectrum. A simple example illustrates this phenomenon. For a zero dc input, that is, an input exactly halfway between the two output levels of the D/A converter, the modulator output is an alternating pattern of ones and zeros with no low-frequency component. However, for an input slightly above zero, such as 0.001(A /2), an "extra one" occurs in the modulator output every 1000 clock cycles since the average output must equal the average input. This periodic "extra one" introduces a peak in the modulator's baseband spectrum. Previous researchers have measured and simulated the increase in the modulator's total baseband quantization noise resulting from the discrete noise tones [1] , [28] , [29] . A more sensitive indication of the presence and influence of these tones is the maximum baseband spectral peak that results from a given dc input. The maximum peak is plotted as a function of the dc input level in Fig. 8 . While tones can occur for dynamic inputs, they are most easily and controllably excited with dc inputs. To generate the plots of Fig. 8 , the dc input to the modulator was stepped in fine increments over half of the modulator's input range, from zero to the maximum positive input (0.5A), for both the experimental modulator and a simulated modulator. Results for the lower half of the input range (0.0 to -0.5A) are symmetric about the zero input. At each dc input value, an FFT was taken and the power of the maximum baseband noise peak (tone) was recorded and plotted in Fig. 8 . Note that for inputs within 3 dB of full scale, the number and amplitude of the tones increases dramatically. Below -3 dB, the strongest of the tones are confined to narrow regions as seen in both measured and simulated data. It is important to note that for inputs below -3 dB the strongest tones are found near the zero input to the modulator. Fig. 9 results from a closer examination of the zero-input region. Both measured and simulated data show a worst-case tone that is 100 dB below full scale for a dc input of t 0.00088A. Differences between the measured and simulated data are a consequence of incomplete integrator settling at the 12.8-MHz sampling rate. At lower sampling rates, the measured and simulated data are nearly indistinguishable. Shown in Fig. 10 are measured and simulated baseband spectra showing the worst-case tone as a -100-dB peak at 22.5 kHz. White noise was introduced at the input of the simulated modulator to model device noise in the experimental modulator. However, changes in the power of this white noise had negligible effect on the strength of the simulated tones. Because the modulator shapes the tones in the same manner as the rest of the quantization noise, the strongest tones are found at the upper extreme of the baseband as in Fig. 10. Fig. 11 demonstrates the effect of the modulator's noise shaping on the strength of the tones by plotting the simulated baseband spectra for several different dc inputs on one scale. Each tone in this figure results from a different dc input. The tones are confined by an envelope that varies as the second-order noise shaping. Note that while -100-dB tones can occur at the upper end of the baseband, at 10 kHz they are reduced to -114 dB. For dc inputs above 0.00094A, the tone moves outside the baseband and is attenuated by the decimation filter, resulting in the sharp transitions seen in Fig. 9 . The noise shaping of the tones has important implications in the choice of the oversampling ratio and modulator architecture. One of the advantages of oversampled analog-to-digital converters is the ability to exchange speed and resolution by varying the oversampling ratio. This maybe accomplished readily in the decimation filter and allows use of the same modulator in a variety of applications. For example, the modulator of Fig. 5 achieves 15-b resolution at a 100-kHz output rate using an oversampling ratio of 128, and 13-b resolution at 200 kHz for M = 64. However, at these lower oversampling ratios, the worst-case tones increase by 12 and 24 dB, respectively. Fig. 12 shows the strength of the worstcase tone as a function of the oversampling ratio for firstand second-order modulators. As expected from noise-shaping considerations, the worst-case tones decrease by 6 and 12 dB per octave, respectively, and they remain a constant distance above the quantization noise floor. Note that the dc input that produces the worst-case tone depends on the oversampling ratio.
Since the quantization noise of a first-order modulator can include strong tones (e.g., -40 dB at M = 64), modulators comprising cascaded first-order stages are also susceptible to tones when precise capacitor matching and high operational amplifier dc gain are not achieved. As an example, for a 1$% capacitor matching error the worst-case tone produced in the first-stage first-order modulator is attenuated by only 40 dB. A third-order cascaded modulator composed of ideal operational amplifiers and oversampling 64 times requires 0.1% capacitor matching to equal the worst-case noise tone performance of the second-order 2A modulator with M = 256. If the capacitor matching is perfect, the cascaded modulator requires an operational amplifier with 88 dB of dc gain in the first stage to equal the tone performance of the secondorder modulator.
Because of their increased attenuation of the baseband quantization noise, higher order modulators are expected to achieve better suppression of discrete noise tones than the second-order modulator at the same oversampling ratio. Also, multibit modulators are not susceptible to tones because their quantizer behaves more like a source of white noise, provided that the quantizer has enough levels to avoid overload [10], [11] .
VII. CONCLUSION
Second-order 2A modulators efficiently exchange the high speeds of CMOS VLSI technologies for high analog resolution without sacrificing modulator stability or placing severe constraints on the precision of the analog circuits. Besides requiring more complex and precise antialiasing and decimation filters, architectures that allow the use of lower oversampling ratios generally depend on precise component matching or better analog circuit performance; moreover, in some cases they are subject to instability. A principle concern with the use of second-order 2A modulators is the presence of discrete noise peaks, or tones, in their output spectrum for certain inputs. Simulations and measurements indicate that the worst-case tone is 100 dB below full scale at an oversampling ratio of 256.
An experimental implementation has demonstrated that a second-order ZA modulator can provide digital-audio signal acquisition in a l-~m CMOS technology. Such modulators can be expected to take advantage of further technology scaling, either through increased output sampling rates or increased dynamic range. Extension to 18 to 20 b of resolution may be feasible if a higher oversampling ratio is used to further suppress quantization noise and discrete noise tones. A more difficult task will be the reduction of device noise, both thermal and flicker, at the input to the modulator, a problem common to all high-resolution CMOS A/D converters.
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